Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications Paperback - 2016
by Shichun Qu; Yong Liu
From the rear cover
This book presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability, and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials, and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical, and stress modeling methodologies is also provided.
This book also:
- Covers the development of wafer-level power discrete packaging with regular wafer-level design concepts and directlybumping technology
- Introduces the development of the analog and power SIP/3D/TSV/stack die packaging technology
- Presents the wafer-level analog IC packaging design through fan-in and fan-out with RDLs
Details
- Title Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications
- Author Shichun Qu; Yong Liu
- Binding Paperback
- Pages 322
- Volumes 1
- Language ENG
- Publisher Springer
- Date 2016
- ISBN 9781493954384 / 1493954385
-
Themes
- Aspects (Academic): Science/Technology Aspects
- Dewey Decimal Code 621.381
More Copies for Sale
Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications
by Shichun Qu
- New
- Paperback
- Condition
- New
- Binding
- Paperback
- ISBN 10 / ISBN 13
- 9781493954384 / 1493954385
- Quantity Available
- 1
- Seller
-
Exeter, Devon, United Kingdom
- Item Price
-
€171.57€11.97 shipping to USA